



#2

Form PTO-1449 (modified)
List of Patents and Publications
For Application Information
Disclosure Statement
(Use several sheets if necessary)

ATTY. DKT. NO. 5732-00100

SERIAL NO. 09/928,767

APPLICANT: Chhor et al.

GROUP: 2818

FILING DATE: August 13, 2001

U.S. PATENT DOCUMENTS

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
LT	A1	3,414,892	12/1968	McCormack et al.			
	A2	3,432,827	3/1969	Sarno			
	A3	4,489,478	12/1984	Sakurai			
	A4	4,500,905	2/1985	Shibata			
	A5	4,535,424	8/1985	Reid			
	A6	4,630,096	12/1986	Drye et al.			
	A7	4,672,577	6/1987	Hirose et al.			
	A8	4,710,798	12/1987	Marcantonio			
	A9	4,811,082	3/1989	Jacobs et al.			
	A10	5,001,539	3/1991	Inoue et al.			
	A11	5,089,862	2/1992	Warner, Jr. et al.			
	A12	5,160,987	11/1992	Pricer et al.			
	A13	5,191,405	3/1993	Tomita et al.			
	A14	5,202,754	4/1993	Bertin et al.			
	A15	5,227,338	7/1993	Kryzaniwsky			
	A16	5,266,912	11/1993	Kledzik			
	A17	5,283,468	2/1994	Kondo et al.			
	A18	5,398,200	3/1995	Mazuré et al.			
	A19	5,422,435	6/1995	Takiar et al.			
	A20	5,426,566	6/1995	Beilstein, Jr. et al.			
	A21	5,434,745	7/1995	Shokrgozar et al.			
	A22	5,453,952	9/1995	Okudaira et al.			
	A23	5,455,445	10/1995	Kurtz et al.			
	A24	5,468,997	11/1995	Imai et al.			
	A25	5,481,090	1/1996	Senock et al.			
	A26	5,481,133	1/1996	Hsu			
LT	A27	5,495,398	2/1996	Takiar et al.			

EXAMINER:

Luan Thai

DATE CONSIDERED:

6/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)			ATTY. DKT. NO. 5732-00100	SERIAL NO. 09/928,767			
			APPLICANT: Chhor et al.	GROUP: 2818			
			FILING DATE: August 13, 2001				
U.S. PATENT DOCUMENTS							
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
L T	A28	5,502,289	3/1996	Takiar et al.			
	A29	5,523,622	6/1996	Harada et al.			
	A30	5,523,628	6/1996	Williams et al.			
	A31	5,552,963	9/1996	Burns			
	A32	5,561,622	10/1996	Bertin et al.			
	A33	5,581,498	12/1996	Ludwig et al.			
	A34	5,585,675	12/1996	Knopf			
	A35	5,612,570	3/1997	Eide et al.			
	A36	5,654,220	8/1997	Leedy			
	A37	5,693,552	12/1997	Hsu			
	A38	5,696,031	12/1997	Wark			
	A39	5,702,985	12/1997	Burns			
	A40	5,703,747	12/1997	Voldman et al.			
	A41	5,780,925	7/1998	Cipolla et al.			
	A42	5,781,031	7/1998	Bertin et al.			
	A43	5,796,164	8/1998	McGraw et al.			
	A44	5,801,437	9/1998	Burns			
	A45	5,915,167	6/1999	Leedy			
	A46	5,969,380	10/1999	Seyyedy			
	A47	5,973,951	10/1999	Bechtolsheim et al.			
	A48	5,976,953	11/1999	Zavracky et al.			
	A49	5,985,693	11/1999	Leedy			
	A50	6,057,598	5/2000	Payne et al.			
	A51	6,072,234	6/2000	Carnien et al.			
	A52	6,085,412	7/2000	Iwasaki			
	A53	6,087,722	7/2000	Lee et al.			
L T	A54	6,108,730	8/2000	Dell et al.			

EXAMINER:

Luan Tuan

DATE CONSIDERED:

6/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement <small>(Use several sheets if necessary)</small>			ATTY. DKT. NO. 5732-00100 APPLICANT: Chhor et al.	SERIAL NO. 09/928,767 GROUP: 2818
---	--	--	--	--

U.S. PATENT DOCUMENTS							
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
LT	A55	6,133,640	10/2000	Leedy			
	A56	6,185,122	2/2001	Johnson et al.			
	A57	6,197,641	3/2001	Hergenrother et al.			
	A58	6,208,545	3/2001	Leedy			
	A59	6,252,791	6/2001	Wallace et al.			
	A60	6,281,042	8/2001	Ahn et al.			
	A61	6,291,858	9/2001	Ma et al.			
	A62	6,307,257	10/2001	Huang et al.			
	A63	6,314,013	11/2001	Ahn et al.			
	A64	6,322,903	11/2001	Siniaguine et al.			JUN 05 2002
	A65	6,337,521	1/2002	Masuda			Technology Center 2100
	A66	6,351,028	2/2002	Akram			
	A67	6,353,265	3/2002	Michii			
LT	A68	6,355,501	3/2002	Fung et al.			

U.S. PATENT APPLICATION PUBLICATIONS							
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
LT	A69	2001/0033030	10/2001	Leedy			
	A70	2001/0054759	12/2001	Nishiura			
	A71	2002/0024146	2/2002	Furusawa			
	A72	2002/0027275	3/2002	Fujimoto et al.			
	A73	2002/0030262	3/2002	Akram			
LT	A74	2002/0030263	3/2002	Akram			

FOREIGN PATENT DOCUMENTS							
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
LT	A75	0 073 486	3/1983	EP			
LT	A76	0 387 834	9/1990	EP			

EXAMINER: *Luu Thai* DATE CONSIDERED: *6/03*

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement <small>(Use several sheets if necessary)</small>		ATTY. DKT. NO. 5732-00100 APPLICANT: Chhor et al. FILING DATE: August 13, 2001	SERIAL NO. 09/928,767 GROUP: 2818
---	--	---	--

FOREIGN PATENT DOCUMENTS

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
LT	A77	0 395 886	11/1990	EP			
	A78	0 516 866	12/1992	EP			Yes, Abstract Only
	A79	0 606 653	7/1994	EP			
	A80	0 644 548	3/1995	EP			
	A81	0 800 137	10/1997	EP			
	A82	60-22352	2/1985	JP			Yes, Abstract Only
	A83	61-222216	10/1986	JP			Yes, Abstract Only
	A84	63-52463	3/1988	JP			Yes, Abstract Only
LT	A85	94/26083	11/1994	WO			

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

LT	A86	Akasaka, "Three-dimensional integrated circuit: technology and application prospect," Microelectronics Journal, Vol. 20, Nos. 1-2, 1989, pp. 105-112.
	A87	Sakamoto, "Architecture des Circuits à Trois Dimensions," Bulletin of the Electrotechnical Laboratory, Vol. 51, No. 1, 1987, pp. 16-29.
	A88	Akasaka, "Three-Dimensional IC Trends," Proceedings of the IEEE, Vol. 74, No. 12, 1986, pp. 1703-1714.
	A89	Pein et al., "Performance of the 3-D PENCIL Flash EPROM Cell and Memory Array," IEEE Transactions on Electron Devices, Vol. 42, No. 11, 1995, pp. 1982-1991.
	A90	Jokerst et al., "Manufacturable Multi-Material Integration: Compound Semiconductor Devices Bonded to Silicon Circuitry," SPIE Vol. 2524, 1995, pp. 152-163.
	A91	Camperi-Ginestet et al., "Vertical Electrical Interconnection of Compound Semiconductor Thin-Film Devices to Underlying Silicon Circuitry," IEEE Photonics Technology Letters, Vol. 4, No. 9, 1992, pp. 1003-1006.
	A92	Lomatch et al., "Multilayered Josephson junction logic and memory devices," SPIE Vol. 2157, 1994, Abstract Only, 2 pgs.
	A93	Lu, "Advanced cell structures for dynamic RAMs," IEEE Circuits and Devices, Vol. 5, No. 1, 1989, Abstract Only, 2 pgs.
LT	A94	Sakamoto, "Architecture of three dimensional devices," Bulletin of the Electrotechnical Laboratory, Vol. 51, No. 1, 1987, Abstract Only, 2 pgs.

EXAMINER:

Chhor Thanh

DATE CONSIDERED:

6/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement <small>(Use several sheets if necessary)</small>	ATTY. DKT. NO. 5732-00100 APPLICANT: Chhor et al. FILING DATE: August 13, 2001	SERIAL NO. 09/928,767 GROUP: 2818
---	---	--

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>1 P E</i> <small>MAILED & TRADEMAILED</small> <small>MAY 13 2002</small> <small>LT</small>	A95 "Wide application of low-cost associative processing seen," Electronic Engineering Times, 1996, 6 pgs.
	A96 "Interconnects & Packaging," Electronic Engineering Times, 1996, 8 pgs.
	A97 "Closing in on gigabit DRAMs," Electronic Engineering Times, 1995, 4 pgs.
	A98 "Module Pact Pairs Cubic Memory with VisionTek," Semiconductor Industry & Business Survey, Vol. 17, No. 15, 1995, 2 pgs.
	A99 Flaherty, "Layers of BST materials push toward 1Gbit DRAM," Electronic Times, 1995, 3 pgs.
	A100 Santoni, "Technologies Will Pursue Higher DRAM Densities," Electronic News, 1991, 7 pgs.
	A101 Weber, "Looking for diverse storage," Electronic Engineering Times, 1994, 7 pgs.
	A102 "Special Report: Memory Market Startups, Cubic Memory: 3D Space Savers," Semiconductor Industry & Business Survey, Vol. 16, No. 13, 1994, 6 pgs.
	A103 Bindra, "Technique boosts 3D memory density," Electronic Engineering Times, 1994, 2 pgs.
	A104 Bindra, "Memory packs poised for 3-D use," Electronic Engineering Times, 1992, 4 pgs.
	A105 Derman, "MCMs hit the road," Electronic Engineering Times, 1992, 6 pgs.
	A106 Bindra, "IEDM ponders the 'gigachip' era," Electronic Engineering Times, 1992, 4 pgs.
	A107 "Tech Watch: 1-Gbit DRAM in sight," Electronic World News, 1991, 2 pgs.
	A108 Derman, "MCMs meld into systems," Electronic Engineering Times, 1991, 7 pgs.
	A109 Brown, "Systems EE's see future in 3-D," Electronic Engineering Times, 1990, 4 pgs.
	A110 Hayashi et al., "A New Three Dimensional IC Fabrication Technology, Stacking Thin Film Dual CMOS Layers," © 1991 IEEE, 4 pgs.
	A111 Tielert, "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic," © 1996 IEEE, pp. 121-124.
	A112 Stern et al., "Design and Evaluation of an Epoxy Three-Dimensional Multichip Module," IEEE Transactions on Components, Packaging, and Manufacturing Technology - Part B, Vol. 19, No. 1, 1996, pp. 188-194.
	A113 Bertin et al., "Evaluation of a Three-Dimensional Memory Cube System," IEEE Transactions on Components, Hybrids, and Manufacturing Technology, Vol. 16, No. 8, 1993, pp. 1006-1011.
	A114 Watanabe et al., "Stacked Capacitor Cells for High-density dynamic RAMs," © 1988 IEEE, pp. 600-604.
	A115 "Stacked Memory Modules," IBM Technical Disclosure Bulletin, Vol. 38, No. 5, 1995, 2 pgs.
	A116 "3-D Chip-on-chip Stacking," Semiconductor International, 1991, 1 pg.
<i>LT</i>	A117 Thakur et al., "An Optimal Layer Assignment Algorithm for Minimizing Crosstalk for Three Layer VHV Channel Routing," © 1995 IEEE, pp. 207-210.

EXAMINER:

Luann Phair

DATE CONSIDERED:

6/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)		ATTY. DKT. NO. 5732-00100 APPLICANT: Chhor et al. FILING DATE: August 13, 2001	SERIAL NO. 09/928,767 GROUP: 2818																										
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)																													
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%; text-align: right; padding: 2px;">A118</td> <td>Terrill et al., "3D Packaging Technology Overview and Mass Memory Applications," © 1996 IEEE, pp. 347-355.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A119</td> <td>Sugahara et al., "A Three-Dimensional Static RAM," IEEE Electron Device Letters, Vol. EDL7, No. 5, 1986, pp. 327-329.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A120</td> <td>Tielert, "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic," © 1996 IEEE, pp. 121-124.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A121</td> <td>Akasaka, "Three-Dimensional IC Trends," © 1986 IEEE, pp. 1703-1714.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A122</td> <td>Kurokawa et al., "3-D VLSI Technology in Japan and an Example: a Syndrome Decoder for Double Error Correction," Future Generation Computer Systems, Vol. 4, No. 2, 1988, pp. 145-155.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A123</td> <td>Maliniak, "Memory-Chip Stacks Send Density Skyward," Electronic Design, Vol. 42, No. 17, 1994, 5 pgs.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A124</td> <td>Schlaeppi et al., "Submicrosecond Core Memories Using Multiple Coincidence," IRE Transactions on Electronic Computers, 1960, pp. 192-198.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A125</td> <td>Schlaeppi et al., "Submicrosecond Core Memories Using Multiple Coincidence," 1960 International Solid State Circuits Conference, pp. 54-55.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A126</td> <td>Lay, "TRW Develops Wireless Multiboard Interconnect System," Electronic Engineering Times, 1984, 1 pg.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A127</td> <td>Yamazaki et al., "Fabrication Technologies for Dual 4-Kbit Stacked SRAM," © 1986 IEEE, pp. 435-438.</td> </tr> <tr> <td style="text-align: right; padding: 2px;">A128</td> <td>Dipert, "Exotic memories, diverse approaches," EDN Asia, September 2001, pp. 22-33.</td> </tr> <tr> <td colspan="4" style="height: 200px;"></td> </tr> </table>				A118	Terrill et al., "3D Packaging Technology Overview and Mass Memory Applications," © 1996 IEEE, pp. 347-355.	A119	Sugahara et al., "A Three-Dimensional Static RAM," IEEE Electron Device Letters, Vol. EDL7, No. 5, 1986, pp. 327-329.	A120	Tielert, "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic," © 1996 IEEE, pp. 121-124.	A121	Akasaka, "Three-Dimensional IC Trends," © 1986 IEEE, pp. 1703-1714.	A122	Kurokawa et al., "3-D VLSI Technology in Japan and an Example: a Syndrome Decoder for Double Error Correction," Future Generation Computer Systems, Vol. 4, No. 2, 1988, pp. 145-155.	A123	Maliniak, "Memory-Chip Stacks Send Density Skyward," Electronic Design, Vol. 42, No. 17, 1994, 5 pgs.	A124	Schlaeppi et al., "Submicrosecond Core Memories Using Multiple Coincidence," IRE Transactions on Electronic Computers, 1960, pp. 192-198.	A125	Schlaeppi et al., "Submicrosecond Core Memories Using Multiple Coincidence," 1960 International Solid State Circuits Conference, pp. 54-55.	A126	Lay, "TRW Develops Wireless Multiboard Interconnect System," Electronic Engineering Times, 1984, 1 pg.	A127	Yamazaki et al., "Fabrication Technologies for Dual 4-Kbit Stacked SRAM," © 1986 IEEE, pp. 435-438.	A128	Dipert, "Exotic memories, diverse approaches," EDN Asia, September 2001, pp. 22-33.				
A118	Terrill et al., "3D Packaging Technology Overview and Mass Memory Applications," © 1996 IEEE, pp. 347-355.																												
A119	Sugahara et al., "A Three-Dimensional Static RAM," IEEE Electron Device Letters, Vol. EDL7, No. 5, 1986, pp. 327-329.																												
A120	Tielert, "Benefits of Vertically Stacked Integrated Circuits for Sequential Logic," © 1996 IEEE, pp. 121-124.																												
A121	Akasaka, "Three-Dimensional IC Trends," © 1986 IEEE, pp. 1703-1714.																												
A122	Kurokawa et al., "3-D VLSI Technology in Japan and an Example: a Syndrome Decoder for Double Error Correction," Future Generation Computer Systems, Vol. 4, No. 2, 1988, pp. 145-155.																												
A123	Maliniak, "Memory-Chip Stacks Send Density Skyward," Electronic Design, Vol. 42, No. 17, 1994, 5 pgs.																												
A124	Schlaeppi et al., "Submicrosecond Core Memories Using Multiple Coincidence," IRE Transactions on Electronic Computers, 1960, pp. 192-198.																												
A125	Schlaeppi et al., "Submicrosecond Core Memories Using Multiple Coincidence," 1960 International Solid State Circuits Conference, pp. 54-55.																												
A126	Lay, "TRW Develops Wireless Multiboard Interconnect System," Electronic Engineering Times, 1984, 1 pg.																												
A127	Yamazaki et al., "Fabrication Technologies for Dual 4-Kbit Stacked SRAM," © 1986 IEEE, pp. 435-438.																												
A128	Dipert, "Exotic memories, diverse approaches," EDN Asia, September 2001, pp. 22-33.																												

EXAMINER:

Luan Thai

DATE CONSIDERED:

6/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

MAY 28 2002

#3

Form PTO-1449 (modified)
 List of Patents and Publications
 For Applicant's Information
 Disclosure Statement
 (Use several sheets if necessary)

ATTY. DKT. NO. 5732-00300

SERIAL NO. 10/080,036

APPLICANT: Verma et al.

GROUP: 2185

FILING DATE: February 19, 2002

U.S. PATENT DOCUMENTS

EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
LJ	B1	Re. 36,229	6/1999	Cady			
	B2	5,221,642	6/1993	Burns			
	B3	5,236,117	8/1993	Roane et al.			
	B4	5,279,029	1/1994	Burns			
	B5	5,367,766	11/1994	Burns et al.			
	B6	5,369,056	11/1994	Burns et al.			
	B7	5,369,058	11/1994	Burns et al.			
	B8	5,371,866	12/1994	Cady			
	B9	5,377,077	12/1994	Burns			
	B10	5,420,751	5/1995	Burns			
	B11	5,446,620	8/1995	Burns et al.			
	B12	5,448,450	9/1995	Burns			
	B13	5,455,740	10/1995	Burns			
	B14	5,479,318	12/1995	Burns			
	B15	5,484,959	1/1996	Burns			
	B16	5,493,476	2/1996	Burns			
	B17	5,498,906	3/1996	Roane et al.			
	B18	5,499,160	3/1996	Burns			
	B19	5,528,075	6/1996	Burns			
	B20	5,543,664	8/1996	Burns			
	B21	5,550,711	8/1996	Burns et al.			
	B22	5,552,963	9/1996	Burns			
	B23	5,561,591	10/1996	Burns			
	B24	5,566,051	10/1996	Burns			
	B25	5,572,065	11/1996	Burns			
	B26	5,581,121	12/1996	Burns et al.			
LJ	B27	5,585,668	12/1996	Burns			

EXAMINER:

Lynn Thai

DATE CONSIDERED: 6/07

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Form PTO-1449 (modified) List of Patents and Publications For Applicant's Information Disclosure Statement <small>(Use several sheets if necessary)</small>		ATTY. DKT. NO. 5732-00300 APPLICANT: Verma et al. FILING DATE: February 19, 2002	SERIAL NO. 10/080,036 GROUP: 2185
---	--	---	--

U.S. PATENT DOCUMENTS							
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE
LT	B28	5,586,009	12/1996	Burns			
	B29	5,588,205	12/1996	Roane			
	B30	5,592,364	1/1997	Roane			
	B31	5,605,592	2/1997	Burns			
	B32	5,615,475	4/1997	Burns			
	B33	5,631,193	5/1997	Burns			
	B34	5,644,161	7/1997	Burns			
	B35	5,654,877	8/1997	Burns			
	B36	5,702,985	12/1997	Burns			
	B37	5,778,522	7/1998	Burns			
	B38	5,783,464	7/1998	Burns			
	B39	5,801,437	9/1998	Burns			
	B40	5,804,870	9/1998	Burns			
	B41	5,828,125	10/1998	Burns			
	B42	5,843,807	12/1998	Burns			
	B43	5,864,175	1/1999	Burns			
	B44	5,895,232	4/1999	Burns			
	B45	5,945,732	8/1999	Burns			
	B46	5,960,539	10/1999	Burns			
	B47	5,978,227	11/1999	Burns			
	B48	6,025,642	2/2000	Burns			
	B49	6,034,882	3/2000	Johnson et al.			
	B50	6,049,123	4/2000	Burns			
	B51	6,168,970	1/2001	Burns			
	B52	6,190,939	2/2001	Burns			
	B53	6,194,247	2/2001	Burns et al.			
LT	B54	6,205,654	3/2001	Burns			

EXAMINER:

Leena Thakur

DATE CONSIDERED:

6/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

Form PTO-1449 (modified 07/19/01) List of Patents and Publications For Applicant's Information Disclosure Statement (Use several sheets if necessary)			ATTY. DKT. NO. 5732-00300 APPLICANT: Verma et al. FILING DATE: February 19, 2002			SERIAL NO. 10/080,036 GROUP: 2185.		
U.S. PATENT DOCUMENTS								
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE IF APPROPRIATE	
LJ	B55	6,252,305	6/2001	Lin et al.				
	B56	6,258,626	7/2001	Wang et al.			<i>RECEIVED MAY 23 2002 Technology Center 2100</i>	
	B57	6,274,930	8/2001	Vaiyapuri et al.				
	B58	6,278,181	8/2001	Maley				
	B59	6,282,210	8/2001	Rapport et al.				
	B60	6,288,907	9/2001	Burns				
LJ	B61	6,310,392	10/2001	Burns				
FOREIGN PATENT DOCUMENTS								
EXAM. INITIALS	REF. DES.	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO	
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)								
LJ	B62	"Multi-Chip & Stacked Leadframe Packages," Amkor Technology, Inc., 5 pgs.						
	B63	"MultiMedia Card (MMC)," Amkor Technology, Inc., 4 pgs.						
	B64	"Four Semiconductor Manufacturers Agree to Unified Specifications for Stacked Chip Scale Packages," July 5, 1999 Mitsubishi Semiconductors Press Release, 3 pgs.						
	B65	"Samsung Develops 512Mb Flash Memory," January 21, 2001 Digital Photography Review, 2 pgs.						
	B66	Data Sheet for MMC Multi Media Card, Siliconware Precision Industries Co., Ltd.						
	B67	"Toshiba Develops 8Mb Low-Power SRAM Device and Industry's First 8Mb SRAM/64Mb NOR Flash Stacked MCP Memory Device," March 9, 2000 Toshiba Press Release, 3 pgs.						
LJ	B68	Edwards, "Hitachi moves to multi-chip to get EEPROM on top," July 18, 2001 Electronic Times, 3 pgs.						

EXAMINER:

Learn Thai

DATE CONSIDERED:

6/03

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.

SEP 18 2001

~~#~~ 6

EXAMINER:

Leon Thor

DATE CONSIDERED:

103

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.